We propose a design methodology of a low-voltage CMOS low-noise amplifier (LNA) consisting of a common-source and a common-gate stages. We first derive equations of power gain, noise figure (NF) and input third-order intercept point (IIP 3 ) of the two-stage LNA. A design methodology of the LNA is presented by using graphs based on analytical equations. A 1-V 5.4-GHz LNA was implemented in 0.15-µm fullydepleted silicon-on-insulator (FD-SOI) CMOS technology. Measurement results show a power gain of 23 dB, NF of 1.7 dB and IIP 3 of −6.1 dBm with a power consumption of 8.3 mW. These measured results are consistent with calculated results, which ensures the validity of the derived equations and the proposed design methodology.
Introduction
Recently, the supply voltage of integrated circuits has been reduced because of MOSFET miniaturization and the increasing demand for low power consumption. It is, however, difficult to realize a radio-frequency (RF) circuit with desired performance at low supply voltage. Promising solutions are two-folds; to develop circuit topologies suitable for low supply voltage and to design circuits in a new process such as the silicon-on-insulator (SOI) process [1] , [2] .
The first building block of a wireless receiver is the low-noise amplifier (LNA) which amplifies small signals received by an antenna. It has to keep the internal noise as low as possible and to have sufficient high power gain. LNA also requires good linearity to reduce distortion [3] , [4] . Considering both low noise and high linearity, it is difficult to design a cascode LNA [5] , [6] operating below 1-V supply voltage, although the design methodology of a 2.5-V cascode LNA [7] has been reported.
We investigate the structure of a low-voltage LNA and proposes a new design methodology of the LNA taking power gain, noise and linearity into account. We implement a 1-V 5.4-GHz LNA in 0.15-µm fully-depleted SOI (FD-SOI) CMOS technology and verify both its performance and our design methodology. This paper is organized as follows. the circuit topology of a low-voltage LNA. Section 3 shows the small-signal equivalent circuit of the LNA and Sect. 4 derives equations of power gain, noise figure (NF) and input third-order intercept point (IIP 3 ) of the LNA. Section 5 presents the design methodology. Section 6 shows the measurement results of the fabricated LNA. Figure 1 shows a conventional cascode LNA with inductive source degeneration [5] , [6] which is widely used as a CMOS LNA. The overdrive voltage of the transistor M i is expressed as
Two-Stage LNA
where V gsi and V thi are the gate-source voltage and threshold voltage of M i , respectively. It is difficult to use this cascode LNA at low supply voltage because the supply voltage must exceed two overdrive voltages, V od1 + V od2 . In this study, we adopt a two-stage LNA consisting of a common-source and a common-gate stages [8] as shown in Fig. 2 . The ac-coupling capacitor C c is placed between the input and output stages. The two internal LC tanks L 1 /C 1 and L 2 /C 2 are chosen to resonate at the operation frequency. The transistor M 2 improves reverse isolation and reduces the Miller effect. The minimum supply voltage of the LNA is only V od1 , so that the LNA operates at lower supply voltage than the conventional cascode LNA. Figure 3 shows the input stage of the two-stage LNA, where v s and R s are a signal source voltage and signal source impedance, respectively. For more precise derivations than those reported in [7] , we take account of a parasitic capacitance C p originating from both the input pad capacitance and gate-drain capacitance of M 1 , C gd1 [4] . R eq + jω 0 L eq denotes the equivalent source impedance looking into the left hand side of the reference plane 2, which is given by
Small-Signal Equivalent Circuit of the LNA
(3) Figure 4 shows the small-signal equivalent circuit of the input stage with the equivalent signal source impedance. Note that an SOI MOSFET has no body effect in the equivalent circuit. The equivalent signal source voltage v s,eq is given by
The effective gate-source capacitance of M 1 , C gs1,eff , effective inductance, L s,eff , and non-quasi-static (NQS) resistance, r nqs,eff , are expressed as follows [4] :
r nqs,eff = r nqs 1 + Mα gd ,
where g mi is the transconductance of M i , M the Miller factor and R I the parallel resistance of equivalent resistance of the internal and load LC tanks consisting L i and C i (i =1, 2, 3) at a resonant frequency, which is given by
where R L i ,s is the series resistance of L i . From Eqs. (5)- (9), the real and imaginary parts of the input impedance looking into the right hand side of the reference plane 2 are given by
where ω Ti = g mi /C gsi . R in denotes the input impedance of the LNA looking into the right hand side of the reference plane 1, which is given by
From Fig. 4 , the impedance matching condition is given by
or
Power Gain, NF and IIP 3 of Two-Stage LNA
For our design optimization, we derive expressions of power gain, NF and IIP 3 of the two-stage LNA.
Power Gain
The output power of the LNA is given by the output load R L 3 ,p and the current injected in the load i out as
where R L 3 ,p is given by Eq. (10) . Based on the equivalent circuit shown in Fig. 4 , |i out | 2 is given by
where P av is the available power of the source.
From Eqs. (17)-(19), the power gain of the two-stage LNA is derived as
(20)
4.2 NF Figure 5 shows the noise equivalent circuit of input stage of the LNA. The noise voltage, v ns,eq , the drain noise and the induced-gate noise currents, i ndi and i ngi , of M i (i = 1, 2) are expressed as
where α i = g mi /g d0i and g d0i is the zero-bias drain conductance of M i , γ i , δ i and κ i are the noise parameters of M i [5] , [6] . The output noise shown in Fig. 5 is calculated from Eq. (21) as 
where c j0.395 is the correlation coefficient between the induced-gate and drain noise currents [5] , [6] . The detailed derivations are summarized in the Appendix. Figure 6 shows the noise equivalent circuit of the common-gate stage of the LNA. The noise current i nR L i originating from the internal or load LC tank is given by
The detailed derivations of the output noise due to M 2 are also summarized in the Appendix. The output noise originating from M 2 is given by
The output noises due to the internal and load LC tanks shown in Fig. 6 are derived from Eq. (27) as
Therefore, NF of the two-stage LNA results in Fig. 6 Noise quivalent circuit of common-gate stage.
4.3 IIP 3
The output of a non-linear small-signal amplifier y(t) is approximately expressed as
where x(t) is an input signal. The IIP 3 of the amplifier in the expression of voltage amplitude is given by [9] A IIP 3 = 4 3
IIP 3 usually expressed as the available power of signal source is given by
The overall A 
The drain current of MOSFET at each stage is expressed as [10] 
where W i and L are the gate width and length of M i , λ is the channel-length modulation coefficient, Θ = µ 0 /(2v sat L)+ θ, v sat the saturation velocity of the carrier, µ 0 the carrier mobility under low electric field and θ the mobility reduction parameter. From Eq. (38), for a signal v s (t) applied to the LNA, the output current of each stage is derived as .
The overall IIP 3 of the LNA can be given by Eqs. (35), (36) and (47).
Design of the Two-Stage LNA
The transconductance of M i is a derivative of Eq. (38), which is given by
The power gain, NF and IIP 3 are expressed as a function of V odi by using Eq. (48) and the equations derived in the previous section. In what follows, we discuss a design methodology of the two-stage LNA with those parameters. In NF calculation, the noise paprameter, γ i and δ i of a 1-V LNA in 0.15-µm FD-SOI CMOS technology based on the experimental results [11] are used. The specifications of LNA are shown in Table 1 . These are typical specifications for the LNA of a wireless local area network (WLAN) receiver.
(1) Gate lengths of M 1 and M 2 The gate length chosen is the minimum length of 0.14 µm because NF decreases with scaling the gate length [5] , [6] .
(2) Input impedance The input impedance of LNA, R in , is designed to be lower than R s in such a way that both the power gain and NF improve [4] . For simplicity, R in is set to R s .
(3) Bias currents of M 1 and M 2 Equation (20) shows that the common-gate stage has a small influence on the overall power gain. Therefore, the bais current of M 1 , I d1 , is chosen to satisfy the power gain specification. Figure 7 shows the calculated power gain versus V od1 as a parameter of I d1 . Note that g m2 is set to infinity in Eq. (20). For comparison, simulated results (I d1 = 7.0 mA) are also plotted in the figure. This and the following simulations of the LNA are carried out using the small-signal and noise FD-SOI MOS device model [11] . The calculated results are comparable to the simulated ones. The given specification is satisfied in the range of 4.0-8.0 mA. Taking account of process and temperature variations, we choose I d1 to be 7.0 mA for a power gain of 23 dB including a 3 dB margin and I d2 = 1.0 mA from the power specification. Figure 8 shows the calculated and simulated NF and IIP 3 versus V od1 at I d1 = 7.0 mA. Again, the calculated results are comparable to the simulated ones.
From the figure, the increase of V od1 results in better noise performance of the LNA, but poor linearity. The degradation of linearity can be explained as follows: Under the impedance matching condition, the constant current i in = v s /2R s injects in the LNA. The small-signal voltage of gate-source of M 1 is given by
The gate-source capacitance of M 1 , C gs1 , decreases with increasing V od1 under constant I d1 , resulting in the increase Figure 9 shows the calculated and simulated NF and IIP 3 versus V od2 at I d1 = 7.0 mA, V od1 = 0.32 V and I d2 = 1.0 mA. The differences between the simulated and calculated results at a higher V od2 originate form the simplified noise equivalent circuit including the Miller effect (Fig. 5 ) and the IIP 3 approximation of two non-linear stages in cascade (Eq. (36)).
Although the increase of V od1 results in better noise performance and poor linearity as shown in Fig. 8 , the increase of V od2 leads to the opposite results: Better linearity and poor noise performance. This is because decreasing g m2 increases the Miller factor M, resulting in a higher NF. Therefore, an LNA with both the given noise performance and high linearity can be achieved by choosing the highest V od2 , that is, 0.17 V satisfying the NF specification, resulting in W 2 = 50 µm.
(6) Inductors and capacitors Substituting the determined parameters into the equation of L g derived from Eqs. (2), (3), (11), (15) =1, 2, 3) . We used the ac-coupling capacitor C c of 3.3 pF which is large enough not to affect RF signals.
From the above consideration, the following performances are expected: The power gain of 23 dB, NF 1.8 dB, IIP 3 −4.1 dBm and power consumption 8 mW.
Experimental Results
A two-stage LNA is implemented in a 0.15-µm FD-SOI CMOS process with five metal layers and metal-insulatormetal (MIM) capacitors. The cut-off frequency of a 0.15 µm NMOS consisting of 48 fingers with a unit of 5 µm width is about 54 GHz at V ds = 1 V and I d = 7 mA [1] . The microphotograph of the fabricated LNA is shown in Fig. 10 . All the pads are not ESD protected. A quality factor of on-chip inductors is about 11 at 5.4 GHz. The chip area is 0.78 mm × 0.73 mm. For the measurement, a buffer with a voltage gain of around 0 dB is implemented. The buffer has a small influence on the input reflection and noise performance of the LNA because the LNA has high reverse isolation and high gain. The current consumption of the LNA without the buffer is 8.3 mA at a 1-V supply voltage.
S -parameters, NF and IIP 3 of the LNA are measured using on-wafer RF probes. The above characteristics of the LNA with an ideal inductor L g in series to the gate are calculated based on the measured data [11] . This avoids instrumental error originating from bonding wires. Figure 11 shows measured and simulated S 11 and S 21 , i.e., power gain of the LNA. The impedance matching is achieved (S 11 < −10 dB) around 5.4 GHz where the power gain is 23 dB. Figure 12 shows measured and simulated NF versus frequency. An NF of 1.7 dB is obtained at 5.4 GHz. The measured results agree well with those simulated by the the small-signal and noise model [11] . Figure 13 shows the measured output power of fun- Fig. 10 Microphotograph of LNA.
damental tone and third-order intermodulation (IM3) products for two tones (5.4 and 5.41 GHz). The measured IIP 3 is about −18.0 dBm. This result includes the nonlinearity of the buffer, which can be eliminated by using the follow equation:
Bu f,IIP 3 (50) Table 2 shows a comparison of performances of the LNA. The simulated and calculated power gain and NF are consistent with the measured results and the fabricated LNA, thus satisfying the specifications. The calculated IIP 3 agrees with the simulated one, but these results are slightly different from the measured IIP 3 . The difference is due to inaccurate FD-SOI MOS device parameters used in the simulation and calculation. Table 3 shows a performance summary of the above LNA (L s = 1.0 nH) and other fabricated LNA with L s = 0.8 nH. The table suggests that power gain and noise performance of the LNA can be improved by lowering L s .
Conclusion
We investigated high frequency characteristics of a lowvoltage two-stage CMOS LNA. Based on the derived equations of power gain, NF and IIP 3 , we proposed a new design methodology of the LNA. By using the overdrive voltages of the MOSFETs as adjustable parameters, we demonstrated systematic design of an LNA under given specifications. A 1-V 5.4-GHz LNA was realized in 0.15-µm FD-SOI CMOS technology. The LNA achieved a power gain of 23 dB, NF of 1.7 dB and IIP 3 of −6.1 dBm with a power consumption of 8.3 mW. The results are consistent with the calculated results obtained from the derived equations. This ensures the validity of the equations and proposed design methodology.
by [5] , [6] 
From the correlation shown above, the output noise due to M i is expressed as 
The transfer function from the induced-gate noise current i ng1 to the output i o,ng1 is also given by
) . In the same way, the output noise originating from M 2 is also derived. From Fig. 6 , the transfer functions from the drain and induced-gate noise currents to the output are derived as
From Eqs. (22), (23), (A· 9) and (A· 10), we have 
